

1 MEGABIT (1024K x 1-BIT) CMOS STATIC RAM SIP MODULE

PRELIMINARY IDT 7MC4001

FFATURES:

- High-density 1 megabit (1024K x 1) CMOS static RAM module
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- Available in low profile 30-pln ceramic SIP (single in-line package) for maximum space saving
- Fast access times: 35ns (max.)
- Separate I/O lines
- Low power consumption
 - Dynamic: 1.35W (max.)
 - Full standby: 330mW (max.)
- Single 5V(±10%) power supply
- Inputs and outputs directly TTL-compatible

DESCRIPTION:


The IDT7MC4001 is a 1 megabit (1024K x 1-bit) high-speed static RAM module with separate I/O. The module is constructed on a co-fired ceramic substrate using four IDT71257 256K x 1 static RAMs in surface mount packages.

The 7MC family of ceramic SIPs offers the optimum in packing density and profile height. The IDT7MC4001 is offered in a 30-pin ceramic SIP (single in-line package). At only 420 mils high, this low profile package is ideal for systems with minimal board spacing. Surface mount SIP technology also yields very high packing density, allowing five IDT7MC4001 modules to be stacked per inch of board space.

The IDT7MC4001 is available with maximum access times as fast as 35ns, with maximum power consumption of 1.35 watts. The module also offers a full standby mode of 330mW (max.).

All inputs and outputs of the IDT7MC4001 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access times for ease of use.

PIN CONFIGURATION




SIP SIDE VIEW

 For module dimensions, please refer to module drawing M20 in the packaging section.

CEMOS is a trademark of Integrated Device Technology, Inc.

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

A ₀₋₁₇	Address		
DATA _{IN}	Data Input		
DATA _{OUT}	Data Output		
<u>CS</u> ₀₋₃	Chip Select		
WE _{0·3}	Write Enable		
V _{CC}	Power		
GND	Ground		

COMMERCIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	RATING	VALUE	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to + 125	ů
T _{STG}	Storage Temperature	-55 to + 125	°C
Юит	DC Output Current	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
Vcc	Supply Voltage	4.5	5.0	5.5	V_
GND	Supply Voltage	0	0	0	٧
V _{IH}	Input High Voltage	2.2	_	6.0	~
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTE:

1. $V_{\rm IL} = -3.0 V$ for pulse width less than 20ns

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V _{cc}
Commercial	0°C to +70°C	ov	5.0V ± 10%

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5.0V \pm 10\%$, V_{CC} (Min.) = 4.5V, V_{CC} (Max.) = 5.5V, $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$

0.44501	545445775		IDT7M	C4001	
SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
انا	Input Leakage Current	V _{CC} = Max.; V _{IN} = GND to V _{CC}	-	10	μΑ
II _{LO} I	Output Leakage Current	V _{CC} = Max., \overline{CS} = V _{IH} , V _{OUT} = GND to V _{CC}	_	50	μA
loci	Operating Power Supply Current	CS = V _{IL} , V _{CC} = Max., Output Open, f = 0	-	225	mA
l _{oc2}	Dynamic Operating Current	CS = V _{IL} , V _{CC} = Max., Output Open, f = f _{MAX}	-	245	mA
I _{SB}	Standby Power Supply Current	CS ≥ V _{IH} or (TTL Level) V _{CC} = Max., Output Open	-	180	mA
I _{SB1}	Full Standby Power Supply Current	CS ≥ V _{HC} , V _{IN} ≥ V _{HC} or ≤ V _{LC} V _{CS} = Max., Output Open	-	60	mA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{CC} = Min.	_	0.4	V
VoH	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.	2.4	32 <u>0</u> 00	V

AC TEST CONDITIONS

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load

Figure 2. Output Load (for t_{CLZ1, 2}, t_{OLZ}, t_{CHZ1, 2}, t_{OHZ}, t_{OW} and t_{WHZ})

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

SYMBOL	PARAMETER	IDT7MC	4001S35 MAX.	IDT7MC	4001845 MAX.	IDT7MC	4001S55 MAX.	UNIT
READ CYCLE				<u> </u>				
t _{RC}	Read Cycle Time	35	-	45	-	55	-	ns
t _{AA}	Address Access Time		35		45		55	ns
tacs	Chip Select Access Time	_	35		45	-	55	ns
t _{CLZ1, 2} (1)	Chip Select to Output in Low Z	10	_	10	_	10		ns
t _{CHZ} (1)	Chip Select to Output in High Z	_	25	_	35	_	45	ns
tон	Output Hold from Address Change	5	_	5	_	5	-	ns
t _{PU} (1)	Chip Select to Power Up Time	0	_	0	-	0	_	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power Down Time	_	35	-	45	-	55	ns

NOTE:

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

SYMBOL	PARAMETER	IDT7MC MIN.	4001S35 MAX.	IDT7MC MIN.	4001S45 MAX.	IDT7MC MIN.	4001S55 MAX.	UNIT
WRITE CYCLE								
twc	Write Cycle Time	35		45		55	-	ns
tcw	Chip Selection to End of Write	30		40		50	-	ns
taw	Address Valid to End of Write	30		40		50	-	ns
tas	Address Set-up Time	5	_	5	-	5	-	ns
twe	Write Pulse Width	25	-	35	-	45	-	ns
twe	Write Recovery Time	5		5	_	5	_	ns
t _{WHZ} (1)	Write Enable to Output in High Z	_	25	_	30	-	40	ns
tow	Data Valid to End of Write	20	_	25	_	35		ns
t _{DH}	Data Hold from Write Time	5	_	5	_	5		ns
tow (1)	Output Active from End of Write	5		5		5		ns


NOTE:

1. This parameter guaranteed but not tested.


^{1.} This parameter guaranteed but not tested.

13


TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3, 4)




NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected, $\overline{CS} = V_{iL}$
- 3. Address valid prior to or coincident with CS transition low.
- 4. $\overline{OE} = V_{IL}$
- 5. Transition is measured ±200mV from steady state. This parameter is sampled and not 100% tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) (1,2,2,7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) (1, 2, 3, 5)



NOTES:

- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twe) of a low CS and a low WE.
- 3. twells measured from the earlier of CS or WE going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.

TRUTH TARE


INDITIAL	TROTTI TABLE								
MODE	टड	WE	OUTPUT	POWER					
Standby	н	х	High Z	Standby					
Read	L	н	Dout	Active					
Write			High 7	Activo					

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	TEST	CONDITIONS	TYP.	UNIT
C _{IN}	Input Capacitance	V _{IN} = OV	35	рF
Солт	Output Capacitance	V _{OUT} = 0V	20	pF

NOTE:

ORDERING INFORMATION



^{1.} This parameter is sampled and not 100% tested.