



Integrated Device Technology, Inc.

# 1 MEGABIT (1024K x 1-BIT) CMOS STATIC RAM SIP MODULE

**PRELIMINARY**  
**IDT 7MC4001**

## FEATURES:

- High-density 1 megabit (1024K x 1) CMOS static RAM module
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- Available in low profile 30-pin ceramic SIP (single in-line package) for maximum space saving
- Fast access times: 35ns (max.)
- Separate I/O lines
- Low power consumption
  - Dynamic: 1.35W (max.)
  - Full standby: 330mW (max.)
- Single 5V(±10%) power supply
- Inputs and outputs directly TTL-compatible

## DESCRIPTION:


The IDT7MC4001 is a 1 megabit (1024K x 1-bit) high-speed static RAM module with separate I/O. The module is constructed on a co-fired ceramic substrate using four IDT71257 256K x 1 static RAMs in surface mount packages.

The 7MC family of ceramic SIPs offers the optimum in packing density and profile height. The IDT7MC4001 is offered in a 30-pin ceramic SIP (single in-line package). At only 420 mils high, this low profile package is ideal for systems with minimal board spacing. Surface mount SIP technology also yields very high packing density, allowing five IDT7MC4001 modules to be stacked per inch of board space.

The IDT7MC4001 is available with maximum access times as fast as 35ns, with maximum power consumption of 1.35 watts. The module also offers a full standby mode of 330mW (max.).

All inputs and outputs of the IDT7MC4001 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access times for ease of use.

## PIN CONFIGURATION




SIP  
SIDE VIEW

### NOTE:

1. For module dimensions, please refer to module drawing M20 in the packaging section.

## FUNCTIONAL BLOCK DIAGRAM



## PIN NAMES

A <sub>0-17</sub>	Address
DATA <sub>IN</sub>	Data Input
DATA <sub>OUT</sub>	Data Output
CS <sub>0-3</sub>	Chip Select
WE <sub>0-3</sub>	Write Enable
V <sub>CC</sub>	Power
GND	Ground

CEMOS is a trademark of Integrated Device Technology, Inc.

**COMMERCIAL TEMPERATURE RANGE**

**JANUARY 1989**

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
I <sub>OUT</sub>	DC Output Current	50	mA

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

- V<sub>IL</sub> = -3.0V for pulse width less than 20ns

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Commercial	0°C to +70°C	0V	5.0V ± 10%

**DC ELECTRICAL CHARACTERISTICS**

V<sub>CC</sub> = 5.0V ± 10%, V<sub>CC</sub> (Min.) = 4.5V, V<sub>CC</sub> (Max.) = 5.5V, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7MC4001		UNIT
			MIN.	MAX.	
I <sub>I1</sub>	Input Leakage Current	V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>	—	10	μA
I <sub>I0</sub>	Output Leakage Current	V <sub>CC</sub> = Max., CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	—	50	μA
I <sub>CC1</sub>	Operating Power Supply Current	CS = V <sub>IL</sub> , V <sub>CC</sub> = Max., Output Open, f = 0	—	225	mA
I <sub>CC2</sub>	Dynamic Operating Current	CS = V <sub>IL</sub> , V <sub>CC</sub> = Max., Output Open, f = f <sub>MAX</sub>	—	245	mA
I <sub>SB</sub>	Standby Power Supply Current	CS ≥ V <sub>IH</sub> or (TTL Level) V <sub>CC</sub> = Max., Output Open	—	180	mA
I <sub>SB1</sub>	Full Standby Power Supply Current	CS ≥ V <sub>HC</sub> , V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub> V <sub>CS</sub> = Max., Output Open	—	60	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	—	V

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load  
(for  $t_{CLZ1,2}$ ,  $t_{OLZ}$ ,  $t_{CHZ1,2}$ ,  $t_{OHZ}$ ,  $t_{OW}$  and  $t_{WHZ}$ )

\* Including scope and jig.

**AC ELECTRICAL CHARACTERISTICS**

( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT7MC4001S35		IDT7MC4001S45		IDT7MC4001S55		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>								
$t_{RC}$	Read Cycle Time	35	—	45	—	55	—	ns
$t_{AA}$	Address Access Time	—	35	—	45	—	55	ns
$t_{ACS}$	Chip Select Access Time	—	35	—	45	—	55	ns
$t_{CLZ1,2}^{(1)}$	Chip Select to Output in Low Z	10	—	10	—	10	—	ns
$t_{CHZ}^{(1)}$	Chip Select to Output in High Z	—	25	—	35	—	45	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	ns
$t_{PU}^{(1)}$	Chip Select to Power Up Time	0	—	0	—	0	—	ns
$t_{PD}^{(1)}$	Chip Deselect to Power Down Time	—	35	—	45	—	55	ns

NOTE:

1. This parameter guaranteed but not tested.

**AC ELECTRICAL CHARACTERISTICS**


( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT7MC4001S35		IDT7MC4001S45		IDT7MC4001S55		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>WRITE CYCLE</b>								
$t_{WC}$	Write Cycle Time	35	—	45	—	55	—	ns
$t_{CW}$	Chip Selection to End of Write	30	—	40	—	50	—	ns
$t_{AW}$	Address Valid to End of Write	30	—	40	—	50	—	ns
$t_{AS}$	Address Set-up Time	5	—	5	—	5	—	ns
$t_{WP}$	Write Pulse Width	25	—	35	—	45	—	ns
$t_{WR}$	Write Recovery Time	5	—	5	—	5	—	ns
$t_{WHZ}^{(1)}$	Write Enable to Output in High Z	—	25	—	30	—	40	ns
$t_{DW}$	Data Valid to End of Write	20	—	25	—	35	—	ns
$t_{DH}$	Data Hold from Write Time	5	—	5	—	5	—	ns
$t_{OW}^{(1)}$	Output Active from End of Write	5	—	5	—	5	—	ns


NOTE:

1. This parameter guaranteed but not tested.


**TIMING WAVEFORM OF READ CYCLE NO. 1 (1)**



**TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)**




**TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3, 4)**




**NOTES:**

1.  $\overline{WE}$  is High for Read Cycle.
2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 200\text{mV}$  from steady state. This parameter is sampled and not 100% tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED TIMING) <sup>(1, 2, 3, 7)</sup>**



**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED TIMING) <sup>(1, 2, 3, 9)</sup>**



**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{WR}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
6. Transition is measured  $\pm 200\text{mV}$  from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.

**TRUTH TABLE**

MODE	$\overline{CS}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	D <sub>OUT</sub>	Active
Write	L	L	High Z	Active

**CAPACITANCE** ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

SYMBOL	TEST	CONDITIONS	TYP.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	35	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	20	pF

**NOTE:**

1. This parameter is sampled and not 100% tested.

**ORDERING INFORMATION**

